

I8048/8748/8035L INDUSTRIAL TEMPERATURE RANGE SINGLE COMPONENT 8-BIT MICROCOMPUTER

- 8048 Mask Programmable ROM
- 8648 One-Time Factory Programmable EPROM
- 8748 User Programmable/Erasable EPROM
- 8035/8035L External ROM or EPROM
- 40°C to +85°C Operation
- 8-Bit CPU, ROM, RAM, I/O in Single Package
- Interchangeable ROM and EPROM Versions
- Single 5V Supply
- 2.5 μsec and 5.0 μsec Cycle Versions: All instructions 1 or 2 Cycles
- Over 90 Instructions: 70% Single Byte


- 1K × 8 ROM/EPROM 64 × 8 RAM 27 I/O LINES
- Interval Timer/Event Counter
- Easily Expandable Memory and I/O
- Compatible with 8080/8085 Series Peripherals
- Single Level Interrupt

The Intel® 8048/8648/8748/8035 is a totally self-sufficient 8-bit parallel computer fabricated on a single silicon chip using Intel's N-channel silicon gate MOS process.

The 8048 contains a $1K \times 8$ program memory, a 64×8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to on-board oscillator and clock circuits. For systems that require extra capability, the 8048 can be expanded using standard memories and MCS- 80^{TM} /MCS- 85^{TM} peripherals. The 8035 is the equivalent of an 8048 without program memory. The 8035L has the RAM power-down mode of the 8048 while the 8035 does not. The 8648 is a one-time programmable (at the factory) 8748 which can be ordered as the first 25 pieces of a new 8048 ROM order. The substitution of 8648's for 8048's allows for very fast turnaround for initial code verification and evaluation units.

To reduce development problems to a minimum and provide maximum flexibility, three interchangeable pin-compatible versions of this single component microcomputer exist: the 8748 with user-programmable and erasable EPROM program memory for prototype and preproduction systems, the 8048 with factory-programmed mask ROM program memory for low cost, high volume production, and the 8035 without program memory for use with external program memories.

This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The 8048 has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.



PIN DESCRIPTION

Designation	Pin #	Function	Designation	Pin #	Function
V _{SS}	20	Circuit GND potential	RD	8	Output strobe activated during a
V _{DD}	26	Programming power supply; +25V during program, +5V during operation for both ROM and PROM.			BUS read. Can be used to enable data onto the bus from an external device.
		Low power standby pin in 8048 and 8035L.			Used as a read strobe to external data memory. (Active low)
V _{CC}	40	Main power supply; +5V during operation and programming.	RESET	4	Input which is used to initialize the processor. Also used during PROM
PROG	25	Program pulse (+23V) input pin during 8748 programming.			programming verification, and power down. (Active low)
		Output strobe for 8243 I/O expander.	WR	10	(Non TTL V _{IH}) Output strobe during a bus write.
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.			(Active low)
P20-P27	21-24	8-bit quasi-bidirectional port.			Used as write strobe to external data memory.
Port 2	35-38	P20-P23 contain the four high order program counter bits during an external program memory fetch	ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output.
DB ₀ -DB ₇	12-19	and serve as a 4-bit I/O expander bus for 8243. True bidirectional port which can			The negative edge of ALE strobes address into external data and program memory.
BUŠ '		be written or read synchronously using the \overline{RD} , \overline{WR} strobes. The port can also be statically latched.	PSEN	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low)
		Contains the 8 low order program counter bits during an external program rnemory fetch, and receives the addressed instruction under the control of PSEN. Also contains the	SS	5	Single step input can be used in con junction with ALE to "single step" the processor through each instruction. (Active low)
		address and data during an external RAM data store instruction, under control of ALE, RD, and WR.	EA	7	External access input which forces all program memory fetches to reference external memory. Useful
T0	1	Input pin testable using the con- ditional transfer instructions JTO and JNTO. TO can be designated as			for emulation and debug, and essential for testing and program verification. (Active high)
		a clock output using ENTO CLK instruction. TO is also used during programming.	XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V _{IH})
Τ1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.	XTAL2	3	Other side of crystal input.
INT	6	Interrupt input. Initiates an inter- rupt if interrupt is enabled. Inter- rupt is disabled after a reset. Also testable with conditional jump instruction. (Active low)			

I8048/8748/8035L

INSTRUCTION SET

ا	Mnemonic	Description	Bytes	Cycl
	ADD A, R	Add register to A	1	1
	ADD A, @R	Add data memory to A	1	1
	ADD A, #data	Add immediate to A	2	2
	ADDC A, R	Add register with carry	1	1
	ADDC A, @R	Add data memory with carry	1	1
	ADDC A, =data		2	2
	ANL A, R	And register to A	1	1
	ANL A, @R		i	1
	ANL A, ⇔data	And data memory to A	2	2
		And immediate to A		_
	ORLA, R	Or register to A	1	1
Ē	ORL A, @R	Or data memory to A	1	1
	ORLA, =data	Or immediate to A	2	2
į	XRL A, R	Exclusive or register to A	1	1
Č	XRLA, @R	Exclusive or data memory to A	1	1
-	XRLA, #data	Exclusive or immediate to A	2	2
	INC A	Increment A	1	1
	DEC A	Decrement A	1	1
	CLR A	Clear A	1	1
	CPL A	Complement A	1	1
	DA A	Decimal adjust A	1	1
	SWAP A	Swap nibbles of A	1	1
	RLA	Rotate A left	1	1
	RLC A	Rotate A left through carry	1	1
-	RR A	Rotate A right	1	1
	RRC A	Rotate A right through carry	1	1
	IN A, P OUTL P, A	Input port to A Output A to port	1	2 2
	ANL P, #data	And immediate to port	2	2
	ORL P, #data	Or immediate to port	2	2
• `	INS A, BUS	Input BUS to A	1	2
3	OUTL BUS, A	Output A to BUS	1	2
	ANL BUS, #data	And immediate to BUS	2	2
₽;	ORL BUS, #data		2	2
	MOVD A, P		1	2
	MOVD P, A	Input expander port to A	1	2
	ANLD P, A	Output A to expander port	1	2
	ORLD P, A	And A to expander port Or A to expander port	1	2
_	INC R	Increment register	1	1
₽.	INC @R	Increment data memory	1	1
č	DEC R	Decrement register	1	1
	JMP addr	Jump unconditional	2	2
	JMPP @A	Jump indirect	1	2
	DJNZ R, addr	Decrement register and skip	2	2
	JC addr	Jump on carry = 1	2	2
	JNC addr	Jump on carry = 0	2	2
	J Z addr	Jump on A zero	2	2
	JNZ addr	Jump on A not zero	2	2
-	JTO addr	Jump on T0 = 1		
=			2	2
ă	JNT0 addr	Jump on T0 = 0	2	2
	JT1 addr	Jump on T1 = 1	2	2
	JNT1 addr	Jump on T1 = 0	2	2
	JF0 addr	Jump on F0 = 1	2	2
	JF1 addr	Jump on F1 = 1	2	2
	JTF addr	Jump on timer flag	2	2
	JNI addr	Jump on INT = 0	2	2
	JBb addr	Jump on accumulator bit	2	2

	Mnemonic	Description	Bytes	Cycles
tine	CALL addr	Jump to subroutine	2	2
5	RET	Return	1	2
Subroutine	RETR	Return and restore status	1	2
	CLR C	Clear carry	1	1
	CPL C	Complement carry	1	1
- lags	CLR F0	Clear flag 0	1	1
Œ	CPL FO	Complement flag 0	1	1
	CLR F1	Clear flag 1	1	1
	CPL F1	Complement flag 1	1	1
	MOV A, R	Move register to A	1	1
	MOV A, @R	Move data memory to A	1	1
	MOV A, ≠data	Move immediate to A	2	2
	MOV R, A	Move A to register	1	1
	MOV @R, A	Move A to data memory	1	1
	MOV R, #data	Move immediate to register	2	2
Data Moves	MOV @R, #data	Move immediate to data memory	2	2
ž	MOV A, PSW	Move PSW to A	1	1
ıta	MOV PSW, A	Move A to PSW	1	1
õ	XCH A, R	Exchange A and register	1	1
	XCHA,@R	Exchange A and data memory	1	1
	XCHD A, @R	Exchange nibble of A and registe		1
	MOVX A, @R	Move external data memory to A		2
	MOVX @R, A	Move A to external data memory		2
	MOVPA, @A	Move to A from current page	1	2
	MOVP3 A, @A	Move to A from page 3	1	2
	MOV A, T	Read timer/counter	1	1.
Timer/Counter	MOV T, A	Load timer/counter	1	1
ă	STRTT	Start timer	1	1
ŭ	STRT CNT	Start counter	1	1
ř	STOP TONT	Stop timer/counter	1	1
Ē	EN TCNTI	Enable timer/counter interrupt	1	1
_	DIS TCNTI	Disable timer/counter interrupt	1	1
	EN 1	Enable external interrupt	1	1
	DISI	Disable external interrupt	1	1
ē	SEL RB0	Select register bank 0	1	1
out	SEL RB1	Select register bank 1	1	1
ŭ	SEL MBO	Select memory bank 0	1	1
	SEL MB1	Select memory bank 1	1	1
	ENTO CLK	Enable clock output on T0	1	1
	NOP	No operation	1	1

Mnemonics copyright Intel Corporation 1976

9-17 AFN-00860A-03

ABSOLUTE MAXIMUM RATINGS*


Ambient Temperature Under Bias ... - 40°C to + 85°C
Storage Temperature ... - 65°C to + 125°C
Voltage On Any Pin With Respect
to Ground ... - 0.5V to + 7V
Power Dissipation ... 1.5 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. AND OPERATING CHARACTERISTICS

 $T_A = -40$ °C to +85 °C, $V_{CC} = V_{DD} = +5V \pm 10\%$, $V_{SS} = 0V$


Symbol	Parameter	Limits			Unit	Test Conditions	
Syllibol	raiallietei	Min.	Тур.	Max.	J	, , , , , , , , , , , , , , , , , , , ,	
V _{IL}	Input Low Voltage (All Except RESET, XTAL1, XTAL2)	- 0.5		0.8	٧		
V _{IL1}	Input Low Voltage (RESET, X1, X2)	- 0.5		0.6	٧		
VIH	Input High Voltage (All Except XTAL1, XTAL 2, RESET)	2.2		Vcc	٧		
V _{IH1}	Input High Voltage (XTAL1, XTAL2, RESET)	3.8		Vcc	٧		
V _{OL}	Output Low Voltage (BUS, RD, WR, PSEN, ALE)			0.45	٧	I _{OL} = 1.6 mA	
V _{OL1}	Output Low Voltage (P10-P17, P20-P27)			0.45	٧	I _{OL} = 1.2 mA	
V _{OL2}	Output Low Voltage (All Other Outputs)			0.45	٧	I _{OL} = 0.8 mA	
Voh	Output High Voltage (BUS)	2.4			٧	I _{OH} = - 280 μA	
V _{OH1}	Output High Voltage (RD, WR, ALE, PSEN)	2.4			٧	I _{OH} = - 80 μA	
V _{OH2}	Output High Voltage (All Other Outputs)	2.4			٧	$I_{OH} = -30 \mu\text{A}$	
I _{LI}	Input Leakage Current (T1, INT)			± 10	μА	V _{SS} V _{IN} V _{CC}	
I _{LI1}	Input Leakage Current (P10-P17, P20-P27, EA, SS)			- 600	μA	V _{SS} + .45≤V _{IN} ≤V _{CC}	
I _{LO}	Output Leakage Current (BUS, T0) (High Impedance State)			± 10	μΑ	V _{SS} + 0.45≤V _{IN} ≤V _{CC}	
IDD	V _{DD} Supply Current		10	20	mΑ		
I _{DD} + I _{CC}	Total Supply Current		75	145	mA		




9-18 AFN-00860A-04

WAVEFORMS


Instruction Fetch From External Program Memory




Read From External Data Memory



Write to External Data Memory



Input and Output Waveforms for A.C. Tests



A.C. CHARACTERISTICS

 $T_A = -40$ °C to +85 °C, $V_{CC} = V_{DD} = +5V \pm 10\%$, $V_{SS} = 0V$

Symbol	Parameter	8048/8035L		8748/8035		Unit	Conditions (Note 1)
		Min.	Max.	Min.	Max.	Oint	Conditions (Note 1)
t _{LL}	ALE Pulse Width	200		300		ns	
t _{AL}	Address Setup to ALE	120		120		ns	
t _{LA}	Address Hold from ALE	80		80		ns	
tcc	Control Pulse Width (PSEN, RD, WR)	400		600		ns	
t _{DW}	Data Setup Before WR	420		600		ns	
t _{WD}	Data Hold After WR	80		120		ns	C _L = 20 pF
t _{CY}	Cycle Time	2.5	15.0	4.17	15.0	μS	(3.6 MHz XTAL 8748/8035
t _{DR}	Data Hold	0	200	0	200	ns	
t _{RD}	PSEN, RD to Data In		400		600	ns	
t _{AW}	Address Setup to WR	230		260		ns	
t _{AD}	Address Setup to Data In		600		900	ns	
tAFC	Address Float to RD, PSEN	- 40		- 60		ns	
t _{CA}	Control Pulse to ALE	10		10		ns	

Note 1: Control Outputs: $C_L = 80 \text{ pF}$ $t_{CY} = 2.5 \mu \text{s}$ for 8048/8035L BUS Outputs: $C_L = 150 \text{ pF}$ 4.17 μs for 8748/8035


9-19 AFN-00860A-05

A.C. CHARACTERISTICS

 $T_A = -40$ °C to +85 °C, $V_{CC} = 5V \pm 10$ %, $V_{SS} = 0V$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{CP}	Port Control Setup Before Falling Edge of PROG	115		ns	
t _{PC}	Port Control Hold After Falling Edge of PROG	65		ns	
t _{PR}	PROG to Time P2 Input Must Be Valid		860	ns	
tpF	Input Data Hold Time	0	160	ns	
t _{DP}	Output Data Setup Time	230		ns	
t _{PD}	Output Data Hold Time	25		ns	
tpp	PROG Pulse Width	920		ns	
t _{PL}	Port 2 I/O Data Setup	300		ns	
t _{LP}	Port 2 I/O Data Hold	120		ns	

PORT 2 TIMING




9-20

CRYSTAL OSCILLATOR MODE

(INCLUDES XTAL SOCKET, STRAY) 15 - 25 pF (INCLUDES SOCKET, STRAY)


CRYSTAL SERIES RESISTANCE SHOULD BE <75Ω AT 6 MHz; <180Ω AT 3.6 MHz.

DRIVING FROM EXTERNAL SOURCE



BOTH X1 AND X2 SHOULD BE DRIVEN. RESISTORS TO VCC ARE NEEDED TO ENSURE $V_{IH}=3.8 v$ if TTL CIRCUITRY IS USED. THE MINIMUM HIGH AND THE MINIMUM LOW TIMES ARE 45%.

LC OSCILLATOR MODE



EACH C SHOULD BE APPROXIMATELY 20 pF, INCLUDING STRAY CAPACITANCE.

PROGRAMMING, VERIFYING, AND ERASING THE 8748 EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function						
XTAL 1	Clock Input (1 to 6 MHz)						
RESET	Initialization and Address Latching						
TEST 0	Selection of Program or Verify Mode						
EA	Activation of Program/Verify Modes						
BUS	Address and Data Input Data Output during Verify						
P20-1	Address Input						
V_{DD}	Programming Power Supply						
PROG	Program Pulse Input						

WARNING:

An attempt to program a mis-socketed 8748 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify Sequence is:

- V_{DD} = 5V, clock applied or internal oscillator operating, RESET = 0V, TEST 0 = 5V, EA = 5V, BUS and PROG floating.
- Insert 8748 in programming socket.
- TEST 0 = 0V (select program mode).
- 4. EA = 23V (activate program mode).
- 5. Address applied to BUS and P20-1.
- 6. RESET = 5V (latch address).
- 7. Data applied to BUS.
- 8. V_{DD} = 25V (programming power).
- 9. PROG = 0V followed by one 50 ms pulse to 23 V.
- 10. $V_{DD} = 5V$.
- 11. TEST 0 = 5V (verify mode).
- 12. Read and verify data on BUS.
- 13. TEST 0 = 0V.
- 14. RESET = 0V and repeat from step 5.
- 15. Programmer should be at conditions of step 1 when 8748 is removed from socket.

9-21

I8048/8748/8035L

AC TIMING SPECIFICATION FOR PROGRAMMING

 $T_A = 25^{\circ}C \pm 5^{\circ}C$, $V_{CC} = 5V \pm 5\%$, $V_{DD} = 25V \pm 1V$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AW}	Address Setup Time to RESET 1	4tCy			
t _{WA.}	Address Hold Time After RESET↑	4tcy			
tow	Data in Setup Time to PROG t	4 t c y			
t _{WD}	Data in Hold Time After PROG↓	4 tcy		70.00	
t _{PH}	RESET Hold Time to Verify	4 tcy			
t _{VDDW}	V _{DD}	4 tcy			
tvDDH	V _{DD} Hold Time After PROG↓	0	-	-	
t _{PW}	Program Pulse Width	50	60	ms	· · · · · · · · · · · · · · · · · · ·
t _{TW}	Test 0 Setup Time for Program Mode	4 tcy			
twr	Test 0 Hold Time After Program Mode	4tcy			
t _{DO}	Test 0 to Data Out Delay		4tcy		
tww	RESET Pulse Width to Latch Address	4 tcy			
t _r , t _f	V _{DD} and PROG Rise and Fall Times	0.5	2.0	μS	
t _{CY}	CPU Operation Cycle Time	5.0		μs	
t _{RE}	RESET Setup Time Before EA1	4 t C y			<u> </u>

Note: If Test 0 is high too can be triggered by RESET !


DC SPECIFICATION FOR PROGRAMMING

 T_A = 25°C \pm 5°C, V_{CC} = 5V \pm 5%, V_{DD} = 25V \pm 1V


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{DO1}	V _{DD} Program Voltage High Level	24.0	26.0	. ٧	
V _{DDL}	V _{DD} Voltage Low Level	4.75	5.25	٧	
V_{PH}	PROG Program Voltage High Level	21.5	24.5	٧	
V_{PL}	PROG Voltage Low Level		0.2	٧	
V _{EAH}	EA Program or Verify Voltage High Level	21.5	24.5	٧	8748
V _{EAH1}	EA1 Verify Voltage High Level	11.4	12.6	V	8048
VEAL	EA Voltage Low Level		5.25	٧	
l DD	V _{DD} High Voltage Supply Current		30.0	mA	
I PROG	PROG High Voltage Supply Current		16.0	mA	
I EA	EA High Voltage Supply Current		1.0	mA	

WAVEFORMS FOR PROGRAMMING

COMBINATION PROGRAM/VERIFY MODE (EPROM'S ONLY)



VERIFY MODE (ROM/EPROM)



NOTES:

- 1. PROG MUST FLOAT IF EA IS LOW (i.e., \neq 23V), OR IF T0 = 5V FOR THE 8748. FOR THE 8048 PROG MUST ALWAYS FLOAT.
- 2. X1 AND X2 DRIVEN BY 3 MHz CLOCK WILL GIVE 5µsec tcy. THIS IS ACCEPTABLE FOR
 -8 PARTS AS WELL AS STANDARD PARTS.

The 8748 EPROM can be programmed by either of two Intel products:

- 1. PROMPT-48 Microcomputer Design Aid, or
- Universal PROM Programmer (UPP series) peripheral of the Intellec® Development System with a UPP-848 Personality Card.

Note: See the ROM/PROM section for 8048 ROM ordering procedures. To minimize turnaround time on the first 25 pieces 8648 may be specified on the ROM order.